Benchmark ADC16 Datenblatt PDF herunterladen (Seite 20)

ST72334J/N, ST72314J/N, ST72124J

20/153

DATA EEPROM (Cont’d)

6.4 POWER SAVING MODES

Wait mode

The DATA EEPROM can enter WAIT mode on ex-

ecution of the WFI instruction of the microcontrol-

ler. The DATA EEPROM will immediately enter

this mode if there is no programming in progress,

otherwise the DATA EEPROM will finish the cycle

and then enter WAIT mode.

Halt mode

The DATA EEPROM immediatly enters HALT

mode if the microcontroller executes the HALT in-

struction. Therefore the EEPROM will stop the

function in progress, and data may be corrupted.

6.5 ACCESS ERROR HANDLING

If a read access occurs while LAT=1, then the data

bus will not be driven.

If a write access occurs while LAT=0, then the

data on the bus will not be latched.

If a programming cycle is interrupted (by software/

RESET action), the memory data will not be guar-

anteed.

Figure 9. Data EEPROM Programming Cycle

LAT

ERASE CYCLE WRITE CYCLE

PGM

PROG

READ OPERATION NOT POSSIBLE

WRITE OF

DATA LATCHES

READ OPERATION POSSIBLE

INTERNAL

PROGRAMMING

VOLTAGE

EEPROM INTERRUPT

1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 152 153

Keine Kommentare

Benchmark ADC16 Datenblatt Seite 20